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We propose and implement a promising fabrication technology for geometrically well-defined
single-electron transistors based on a silicon-on-insulator quantum wire and side-wall depletion
gates. The 30-nm-wide silicon quantum wire is defined by a combination of conventional
photolithography and process technology, called a side-wall patterning method, and depletion gates
for two tunnel junctions are formed by the doped polycrystalline silicon sidewall. The good
uniformity of the wire suppresses unexpected potential barriers. The fabricated device shows clear
single-electron tunneling phenomena by an electrostatically defined single island at liquid nitrogen
temperature and insensitivity of the Coulomb oscillation period to gate bias conditions. © 2001
American Institute of Physics. @DOI: 10.1063/1.1421081#
Single-electron transistors ~SETs! have been extensively
studied in with the hope of applying them to ultralarge-scale
integrated circuits due to their high integration density and
low power consumption. Moreover, the operation tempera-
ture of silicon-based SETs has been increased to room
temperature,1,2 and their application to logic circuits such as
inverters3 and exclusive-OR gates4 operating at 20 K has
already been reported. Although the combination of Si tech-
nology and the novel structure makes further miniaturization
of the Si island possible, reproducible fabrication technology
and controllable device characteristics are still being sought
by many researchers for realistic application. In the case of
most single-electron tunneling phenomena in Si nanosize
channels, the formation mechanisms of tunnel junctions and
islands have not been clarified. Although localized electron
states by impurity potential or trapped charge,5,6 channel
depletion in the constricted part,7 thickness fluctuation of the
gate oxide or Si film,2 the quantum confinement effect,8,9 or
electron-beam irregularity10 are considered the origin of tun-
nel junctions, there have been no obvious artifacts which
form tunnel junctions and islands.
We feel that it is worth considering the reproducible
structure of Si based SETs whose electron transport is con-
trolled by a geometrically well-defined Si island in order to
optimize their device characteristics ~i.e., voltage gain, op-
eration voltage, switching speed, and integration density! and
to estimate the usefulness of their future room temperature
counterparts.
In this letter, we propose and implement a promising
fabrication technology, called a side-wall patterning method,
for SETs based on a silicon-on-insulator ~SOI! quantum wire
and an electrostatically defined island beyond the limit of
lithography resolution. Operation of fabricated SETs with to-
tal capacitance of 2.86 aF is demonstrated at 77 K.
The devices were fabricated on the 431015 cm23
p-doped 60-nm-thick top layer of a SOI wafer prepared by
separation by implanted oxygen. This top layer is separated
from the Si substrate by a 415-nm-thick buried oxide. Si
quantum wires are formed by the side-wall patterning
method, which is key to fabrication.11,12 Figure 1 shows
schematics of the process sequence of the side-wall pattern-
ing method. It consists of six major steps. First, a 40-nm-
thick oxide is deposited on the top layer, and then a 80-nm-
thick nitride layer is deposited on the SOI wafer at 750 °C
and patterned by conventional photolithography. Next, amor-
phous silicon is deposited at 550 °C using a low pressure
chemical vapor deposition system and annealed at 800 °C for
30 min, so that the edge of the nitride layer is fully covered.
Then, the amorphous silicon layer is anisotropically etched
using Cl2 reactive-ion plasma until the whole layer is re-
moved except the part at the corner of the edge of the nitride
layer. This amorphous silicon strip serves as an etch mask for
definition of the Si quantum wire. Subsequent chemical etch-
a!Author to whom correspondence should be addressed; electronic mail:
bgpark@snu.ac.kr
FIG. 1. Schematics of the process sequence of the side-wall patterning
method. Using the good selectivity in reactive-ion plasma between Si and
SiO2, a 30-nm-wide amorphous Si side-wall pattern is transferred into a SOI
layer.
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ing of the nitrides in H3PO4 solution, anisotropic etching of
the oxides in CHF3 /CF4 reactive-ion plasma, and anisotropic
etching of Si in Cl2 reactive-ion plasma form a Si quantum
wire.
After stripping off the remainder of the oxide layer on
the Si wire in HF solution, 30 nm of oxide is subsequently
grown in dry O2 at 950 °C to form the side-wall depletion
gate oxide. Figure 2~a! shows a scanning electron micro-
scope image of a Si wire patterned by the side-wall method
after the gate oxidation. Very uniform 30-nm-wide Si wires
surrounded by gate oxide with no irregularities can be cre-
ated by this method.
For the electrostatically defined Si island, two polycrys-
talline silicon side-wall depletion gates are subsequently
formed on a Si quantum wire as follows. The 80-nm-thick
nitride layer is deposited on the side-wall depletion gate ox-
ide, and then a 100-nm-wide groove is defined in the nitride
layer by poly-methylmethacrylate electron-beam resist. After
growth of 8 nm of oxide in dry O2 at 800 °C for damage
curing, during which the gate oxide becomes thicker locally
only under the nitride groove, two polysilicon sidewalls are
formed around the edge of the nitride groove by the deposi-
tion and etching of 35-nm-thick phosphorus-doped polysili-
con, shown in Fig. 2~b!. These side-wall depletion gates
wrap around the quantum wire in order to control the poten-
tial within the Si quantum wire. After deposition of the con-
trol gate oxide, subsequent formation of the polysilicon con-
trol gate, ion implantation into regions of the source/drain
and the control gate, and the formation of aluminum elec-
trodes were performed. This sequence is compatible with
conventional complementary metal–oxide–semiconductor
process technology. The final width of the SOI wire Wch , its
thickness, the thickness of the control gate oxide, and the
separation between two side-wall gates Ssg is controlled to
23, 45, 60, and 37 nm, respectively.
Figure 2~c! shows a schematic diagram of the devices
fabricated. The electron channel in the Si wire is induced by
biasing the back gate Vbg . Two tunnel barriers are induced
by biasing the polysilicon side-wall depletion gates Vsg , and
the potential in the Si island is controlled by biasing the
polysilicon top control gate Vcg .
The device was characterized by a precision semicon-
ductor parameter analyzer ~HP 4155A!. Figure 3~a! shows
the drain current Ids measured at 77 K as a function of the
control gate voltage Vcg and the drain–source voltage Vds .
The Coulomb gap is clearly modulated by Vcg , and Coulomb
gap voltage of 104 mV was observed in the blockade region.
Clear multiple Coulomb oscillation peaks with periodicity
DVcg of 675 mV can be seen in the Ids– Vcg curves. From the
results measured, the average capacitances are evaluated as
follows: control gate capacitance Ccg50.24 aF, drain tunnel
junction capacitance Cd51.32 aF, source tunnel junction ca-
pacitance Cs51.30 aF, and total capacitance of quantum dot
C total52.86 aF. If we assume the island has a spherical
shape, the C total corresponds to the self-capacitance of a
sphere with a diameter of 13 nm. Therefore, the effective
size of the quantum dot is estimated to be smaller than 13
nm, which is essentially shrunken by the field effect of Vsg .
The Ccg of 0.24 aF corresponds to 50% of the gate capaci-
tance obtained by approximation of the two parallel elec-
trodes of area Wch3Ssg .
When Ssg was controlled to 37, 88, 134, and 185 nm by
varying the width of the nitride groove, DVcg was 675, 210,
FIG. 2. ~a! Scanning electron microscope image of a SOI quantum wire
patterned by the side-wall patterning method after gate oxidation. ~b! Scan-
ning electron microscope image of the cross section of the fabricated device.
Two polysilicon side-wall depletion gates formed at the edge of the nitride
groove. The width of the side-wall gate and the separation between the two
side-wall gates Ssg are 30 and 37 nm, respectively. ~c! Final device sche-
matics. The inset shows the electron potential profile of a SOI wire calcu-
lated by three-dimensional device simulation. The simulation result showed
that the barrier height is 100 meV when Ssg is 37 nm, Vcg is 1 V, Vsg is 20.1
V, and Vbg is 14 V. FIG. 3. ~a! Contour plot of the drain current Ids as a function of Vcg and Vds
at 77 K. ~b! Ids– Vcg characteristics as a function of the temperature. DVcg is
constant at various temperatures, and the conductance oscillation is clearly
observed even at 188 K. ~c! Ids– Vcg characteristics as a function of V sg at 77
K. DVcg of 675 mV is constant at fixed V sg . On the other hand, DVcg is
nearly unchanged and the current level decreases as Vsg increases in the
negative direction.
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123, and 80 mV, respectively. This suggests that the single-
electron phenomena observed can be attributed to the two
electrically induced tunnel junctions and the single Si island
between them. The evaluated C total of 2.86 aF also corre-
sponds to a single-electron charging energy of 28 meV and is
consistent with operation at 77 K. Figure 3~b! shows the
Ids– Vcg curves as a function of the temperature. The conduc-
tance oscillation is clearly observed even at 188 K, and no
splitting of the oscillation peak is observed at 4.2 K. Consid-
ering that recently demonstrated SETs based on doped Si
have shown complicated behavior such as multiple periods
from multiple tunnel junctions13 and unpredictable splitting
of the oscillation peak from the discrete energy level in a
dot,14 our devices showed reliable single dot characteristics
according to the geometrical design, which is an advantage
for practical integration. Reliable single dot characteristics of
Si based SETs have already been demonstrated by Takahashi
et al.,15 but our devices have the advantage that the side-wall
gates can be used for control of the peak position.
Figure 3~c! shows the Ids– Vcg curve as a function of Vsg
at 77 K. At fixed Vsg , DVcg of 675 mV is maintained
in sweeping Vcg . This implies that the effective size of
the island is predominantly controlled by geometrical
factors ~i.e., Wch and Ssg! and is not influenced by the
gate bias condition of Vcg . At negative Vsg , the
tunneling resistance increases, but the Coulomb oscillation
period seldom varies. On the other hand, the position
of the Coulomb oscillation peak is controlled by Vsg , which
is attributed to sharing of the island charge between the con-
trol gate and side-wall gate, as shown in Fig. 3~c!.
We now consider this insensitivity of DVcg to gate
bias conditions. In general, SETs with depletion gates16,17
have the drawback that the switching performance is seri-
ously degraded as the gate bias voltage increases, so a small
number of peaks are observed only in the subthreshold
region. This is due to the complicated competition between
electric fields of various gates. Positively large control gate
bias alleviates the barrier by the depletion gate, so the
oscillation peak vanishes at constant temperature.17 More-
over, the slight variation of the oscillation period reflects
not only the depletion width varied by the depletion gate
bias18 but also the discrete electron energy level separation.19
SETs based on doped polysilicon nanowires also show a
change of a factor of a few times at the same device.20
In our system, however, the polysilicon side-wall deple-
tion gate wraps the Si channel three dimensionally, and
the top control gate becomes further separated from the Si
wire than the side-wall depletion gates. So, the shape of the
tunnel barriers is strongly controlled by Vsg , and the poten-
tial in the island is independently controlled by Vcg at fixed
Vsg . Weaker coupling with Vcg , however, means a small
gain in the SETs, which is 0.185 as shown in Fig. 3~a!. Thus,
the thickness of the control gate oxide and SOI layer,
the width of the side-wall gate, and Ssg must be further
optimized for the high operating temperature, the high gain,
and the island shape to be immune to bias conditions. In the
case of varied Vsg with fixed Vcg , the variation of the deple-
tion width reflects the size of the deviation of the Si island.
But, as Vsg is varied from 0.1 to 20.1 V, the Vcg at the
oscillation peak increases. In other words, at the current’s
peak, expansion of the depletion region is compensated
for by an increase of Vcg , and the size of the island remains
more or less the same, as can be seen in Fig. 3~c!. Therefore,
the fabrication technology proposed can design the
size of the island precisely by controlling Wch and
Ssg , which depend not only on the lithographical
limitations but also on control of the chemical vapor deposi-
tion and the plasma etching process.
In conclusion, we have proposed and implemented
a promising fabrication technology for SETs based on a
uniform SOI wire using conventional lithography and pro-
cessing technology, called the side-wall patterning method.
The devices fabricated show clear single-electron tunneling
phenomena by an electrostatically well-defined single island
and two tunnel junctions at liquid nitrogen temperature
and advantages that are applicable to practical integration
of SETs, such as the insensitivity of the Coulomb oscillation
period to gate bias conditions and the formation mechanism
of tunnel junctions and the Si island by the conventional
process technology.
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